54F/74F412

Multi-Mode Buffered Latch With 3-State Outputs


Description

The 'F412 is an 8-bit latch with 3-state output buffers. Also included is a status flip-flop for providing device-busy or request-interrupt commands. Separate Mode and Select inputs allow data to be stored with the outputs enabled or disabled. The device can also operate in a fully transparent mode. The 'F412 is the functional equivalent of the Intel 8212.


- 3-State Outputs
- Status Flip-flop for Interrupt Commands
- Asynchronous or Latched Receiver Modes
- 300 mil 24-Pin Slim Package

Ordering Code: See Section 5


Logic Symbol



Connection Diagrams



Pin Assignment for DIP and SOIC



Pin Assignment for LCC and PCC

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F(U.L.) HIGH/LOW
O ₀ -O ₇	Latch Outputs	75/15 (12.5)
D_0 - D_7	Data Inputs	0.5/0.375
D ₀ -D ₇ CLR	Clear	0.5/0.375
STB	Strobe	0.5/0.375
ĪNT	Interrupt	25/12.5
M	Mode Control Input	0.5/0.375
\overline{S}_1,S_2	Select Inputs	0.5/0.375

Functional Description

This high-performance eight-bit parallel expandable buffer register incorporates package and mode selection inputs and an edge-triggered status flipflop designed specifically for implementing busorganized input/output ports. The 3-state data outputs can be connected to a common data bus and controlled from the appropriate select inputs to receive or transmit data. An integral status flipflop provides busy or request interrupt commands.

The eight data latches are fully transparent when the internal gate enable, G, input is HIGH and the outputs are enabled. Latch transparency is selected by the mode control (M), select (\overline{S}_1 and S_2), and the strobe (STB) inputs and during transparency each data output (O_n) follows its respective data input (D_n). This mode of operation can be terminated by clearing, de-selecting, or holding the data latches.

An input mode or an output mode is selectable from the M input. In the input mode, M = L, the eight data latch inputs are enabled when the strobe is HIGH regardless of device selection. If selected during an input mode, the outputs will follow the data inputs. When the strobe input is taken LOW, the latches will store the most-recently setup data.

In the output mode, M = H, the output buffers are enabled regardless of any other control input. During the output mode the content of the register is under control of the select (\overline{S}_1 and S_2) inputs.

Data Latches Function Table

Function	CLR	M	<u>S</u> 1	S ₂	STB	Data In	Data Out
Clear	L L	H L	H L	X	X L	X X	L L
De-select	X X	L L	X H	L X	X X	X X	Z Z
Hold	Н	H L	H L	L H	X L	X X	Q ₀ Q ₀
Data Bus	H	H	L L	H	X X	L H	L H
Data Bus	H	L L	L L	H	H	L H	L H

Status Flip-flop Function Table

CLR	CLR S ₁ S ₂		STB	ĪNT
L	Н	Х	Х	н
L	X	L	Χ	Н
Н	Ιx	Х	7	L
Н	L	Н	X	L


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter		54F/74F				
		Min	Тур	Max	Units	Conditions	
I _{CCH} I _{CCL} I _{CCZ}	Power Supply Current		33 40 40	50 60 60	mA	V _{CC} = Max	

AC Characteristics: See Section 3 for waveforms and load configurations

	Parameter	54F/74F	54F	74F	Units	Fig. No.
Symbol		$T_A = +25^{\circ}C$ $V_{CC} = +5.0$ $C_L = 50 \text{ pF}$	1 7 00	T_A , $V_{CC} =$ Com $C_L = 50 pF$		
		Min Typ Ma	ax Min Max	Min Max		
t _{PLH}	Propagation Delay D _n to O _n		3.0 11.5 5.5 2.0 8.5	3.0 9.5 2.0 7.5	ns	3-1 3-4
t _{PLH}	Propagation Delay \overline{S}_1 , S_2 or STB to O_n	8.5 14.5 18 7.5 12.5 16	i i	7.5 20.5 6.5 17.5	ns	3-1 3-7
t _{PLH} t _{PHL}	Propagation Delay \overline{S}_1 or S_2 to \overline{INT}	4.5 7.5 9 4.5 8.0 10	.5 3.5 12.0 .5 3.5 12.5	4.0 10.5 4.0 11.5	ns	3-1 3-10
t _{PHL}	Propagation Delay CLR to O _n	7.5 12.5 16	.0 5.5 18.5	6.5 17.5	ns	3-1 3-9
t _{PHL}	Propagation Delay STB to INT	6.5 11.0 14	.0 5.5 17.5	5.5 15.0	ns	3-1 3-10
t _{PZH} t _{PZL}	Access Time, HIGH or LOW \overline{S}_1 to O_n	8.0 12.5 18 6.5 11.0 14		7.0 19.0 5.5 15.0	ns	3-1 3-12 3-13
t _{PHZ} t _{PLZ}	Disable Time, HIGH or LOW \overline{S}_1 to O_n	4.5 8.0 10 6.5 11.0 14		4.0 11.5 5.5 15.0		
t _{PZH} t _{PZL}	Access Time, HIGH or LOW S ₂ to O _n	7.5 12.5 16 5.0 9.0 11		6.5 17.5 4.5 12.5	ns	3-1 3-12 3-13
t _{PHZ}	Disable Time, HIGH or LOW S ₂ to O _n	4.5 7.5 9 5.5 9.5 12	.5 3.5 12.5 .0 4.5 14.5	4.0 10.5 4.5 13.0		
t _{PZH}	Access Time, HIGH or LOW M to O _n	5.0 8.5 11 5.0 8.5 11		4.5 12.0 4.5 12.0	ns	3-1
t _{PHZ} t _{PLZ}	Disable Time, HIGH or LOW M to O _n	4.0 7.0 9 5.0 8.5 11	.0 3.5 11.5 .0 4.5 14.0	3.5 10.0 4.5 12.0		3-12 3-13

AC Operating Requirements: See Section 3 for waveforms

	Parameter	54F/74F	54F	74F	Units	Fig. No.
Symbol		$T_A = +25$ °C $V_{CC} = +5.0 \text{ V}$	T _A , V _{CC} =	T _A , V _{CC} = Com		
		Min Typ Max	Min Max	Min Max		
t _s (H)	Setup Time, HIGH or LOW D_n to \overline{S}_1 , S_2 or STB	0 0	2.0 2.0	1.0 1.0		0.45
t _h (H) t _h (L)	Hold Time D_n to \overline{S}_1 , S_2 or STB	8.0 8.0	10.0 10.0	9.0 9.0	ns	3-15
t _w (H) t _w (L)	\$\overline{S}_1\$, \$S_2\$ or STB Pulse Width, HIGH or LOW	8.0 8.0	11.0 11.0	9.0 9.0	ns	3-9
t _w (L)	CLR Pulse Width, LOW	8.0	11.5	9.0	ns	3-9